

124



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/940,299	08/27/2001	Kent Wendorf	81862.P238	5134

7590 12/15/2004

Stephen T. Neal
Blakely, Sokoloff, Taylor & Zafman LLP
Seventh Floor
12400 Wilshire Boulevard
Los Angeles, CA 90025-1030

EXAMINER

TABONE JR, JOHN J

ART UNIT	PAPER NUMBER
----------	--------------

2133

DATE MAILED: 12/15/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/940,299

Applicant(s)

WENDORF ET AL.

Examiner

John J. Tabone, Jr.

Art Unit

2133

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 05 October 2004.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-7,9,12-16,18-21,23,26-31,34-37,40-44,47,48 and 54-57 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-7,9,12-16,18-21,23,26-31,34-37,40-44,47,48 and 54-57 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 15 March 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- ☐ Notice of References Cited (PTO-892)
- ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____.
- ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- ☐ Notice of Informal Patent Application (PTO-152)
- ☐ Other: _____.

DETAILED ACTION

1. The pending claims 1-7, 9, 12-16, 18-21, 23, 26-31, 34-37, 40-44, 47, 48, and 54-57 have been examined.

Response to Arguments

Applicant's arguments with respect to claims 1, 16 and 30 have been considered but are moot in view of the new ground(s) of rejection. Applicant did not respond to the Final Office Action concerning claim 44. Therefore, the rejection of claim 44 and all dependent claims 47, 48 and 54-57 is maintained.

Claim1:

The Applicant states that Miner "fails to address the limitations of dependent claim 8 (now canceled) wherein the first memory testing engine uses data, address, and control pathways used by the first bus controller so that if data traffic is being passed to a memory module by the first bus controller, the memory testing engine cannot run a test function." In other words, when the bus controller 530 is writing to the bus the test execution logic 560 (MTE) cannot run the test and visa versa. The Examiner asserts that Miner teaches the limitation cited in amended claim 1 in that the test execution logic 560 (MTE) directly interfaces to the memories 510 and to the bus controller 530, thereby allowing the memories 510 to be tested at full speed (MTE to execute test operations on the memory). Miner also teaches, as conceded by the Applicant, the test execution logic 560 sends a test signal 565 to the bus unit 530 to preclude contention

Art Unit: 2133

on the local bus 532, thus effectively disabling the bus unit during testing 530. It is the Examiner's conclusion that claim 1 as amended is not patentably distinct or non-obvious over the prior art of record in view of Miner (US-6370661 B1). Therefore, the rejection is maintained.

Claim 16:

The Applicant states that "Miner, however, there is no indication that control of the address/data bus 532 and memory control 564 is passed between the test execution logic 560 and a bus controller within the test management logic 570, so that only one of the two has control at one time. In fact, it is more likely that in Miner, control of the memory bus 532, 564 can only be initiated by using the test execution logic 560. In other words, the test execution logic 560 has control of the memory bus at all times where data traffic is being passed to memory." The Examiner asserts that Miner teaches the limitation cited in amended claim 16 in that the test execution logic 560 (MTE) directly interfaces to the memories 510 and to the bus controller 530, thereby allowing the memories 510 to be tested at full speed (MTE to execute test operations on the memory). Miner also teaches, as conceded by the Applicant, the test execution logic 560 sends a test signal 565 to the bus unit 530 to preclude contention on the local bus 532, thus effectively disabling the bus unit during testing 530. The Examiner kindly disagrees with the Applicant's statement that "the test execution logic 560 has control of the memory bus at all times where data traffic is being passed to memory." It is clear by the aforementioned teachings of Miner that when the bus controller 530 is writing to the bus the test execution logic 560 (MTE) cannot run the test and visa versa. It is the

Art Unit: 2133

Examiner's conclusion that claim 16 as amended is not patentably distinct or non-obvious over the prior art of record in view of Miner (US-6370661 B1).

Claim 30:

The Applicant states "claim 16 as amended here is not anticipated or obvious in view of Miner. Turning now to claim 30, this claim recites a sequence of instructions that are capable of performing a method in which a memory associated with an ASIC is accessed via a utility bus slave (UBS) controller over a bus. A memory test engine is configured by writing to the UBS controller over that bus. Miner, however, does not teach or suggest accessing such a memory. In Miner, test management logic and test execution logic are located within a microprocessor. However, this does not suggest that the same technique be applied to access a memory associated with an ASIC." The Examiner asserts, however, that Miner teaches the testing of the memory chip 210 (ASIC) at full speed. Miner also teaches although the preceding discussion references testing of stand-alone memories (ASIC), it is now common practice to incorporate memory circuits into a more complex integrated circuit design (again, ASIC). Miner further teaches an apparatus 500 according to the present invention for testing memory circuits 510 in a microprocessor 501 (again, testing memories within an ASIC). (Col. 6, lines 49, 64-66, col. 9, lines 62-64). The Applicant also states "Miner does not teach or suggest a utility bus slave controller being used, particularly as part of the test management logic 570 as appears to have been analogized in the Final Office Action. The Examiner asserts that a bus controller must be present, although not explicitly disclosed, because in communicating with a test controller 580 over the test control bus

Art Unit: 2133

575 the test management logic 570 must include a bus controller for the management and synchronization of these bused signals. It is the Examiner's conclusion that claim 30 as amended is not patentably distinct or non-obvious over the prior art of record in view of Miner (US-6370661 B1). Therefore, the rejection is maintained.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) The invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

1. Claims 1, 4, 5-7, 12, 13, 30, 34-36, 40, 41, 44, 47, 48, 54, 55 are rejected under 35 U.S.C. 102(b) as being anticipated by Miner (US-6370661 B1).

Claim1:

Miner teaches the limitation cited in amended claim 1 in that the test execution logic 560 (MTE) directly interfaces to the memories 510 and to the bus controller 530, thereby allowing the memories 510 to be tested at full speed (MTE to execute test operations on the memory). Miner also teaches the test execution logic 560 sends a test signal 565 to the bus unit 530 to preclude contention on the local bus 532, thus effectively disabling the bus unit during testing 530. (Col. 10, lines 12-15, col. 11, lines 21-24). Miner further teaches the test management logic 570 (BSC) communicates with a test controller 580 (processor) over the test control bus 575 (bus connecting

processor to BSC). Miner also teaches the test management logic 570 (BSC) interfaces to test execution logic 560 (MTE) via bus 574.

Claim 30:

Miner teaches the use of a ROM 571 (machine-readable medium) for storing sequences of microinstructions and passes them from the test controller 580 (processor). Miner further discloses the test management logic 570 (bus slave controller) inserts operands into the sequence of micro instructions to form a specific sequence and then transfers the specific sequence to the test execution logic 560 (MTE) via bus 574 for perform memory testing (configuring a MTE). (See Col. 11, lines 5-20). Miner also teaches the test execution logic 560 (MTE) compares actual data obtained on a read with the expected data pattern and passes the result of each read to the test management logic 570 (bus slave controller) (processing a signal from the MTE). (Col. 11, lines 26-30). Miner teaches the testing of the memory chip 210 (ASIC) at full speed. Miner also teaches although the preceding discussion references testing of stand-alone memories (ASIC), it is now common practice to incorporate memory circuits into a more complex integrated circuit design (again, ASIC). Miner further teaches an apparatus 500 according to the present invention for testing memory circuits 510 in a microprocessor 501 (again, testing memories within an ASIC). (Col. 6, lines 49, 64-66, col. 9, lines 62-64).

Claim 44:

Miner teaches the means limitations in the amended claim 44 in that the test management logic 570 (MTE and bus slave controller) communicates with a test

Art Unit: 2133

controller 580 (CPU, means for testing) over the test control bus 575. Miner also teaches the test execution logic 560 (MTE, means for testing the memories) directly interfaces to the bus controller 530, the test management logic 570 and the memories 510, thereby allowing the memories 510 to be tested. (See col. 10, lines 8-15).

Claim 4:

Miner teaches the test execution logic 560 directly interfaces to the memories 510 and to the bus controller 530.

Claims 5 and 47:

Miner teaches the test execution logic 560 executes test sequences of data patterns to write and expected data patterns to read. (See col. 10, lines 49-54, col. 11, lines 12-18).

Claims 6, 34 and 48:

Miner teaches the test execution logic 560 compares actual data obtained on a read with the expected data pattern on a bit-by-bit basis. (See col. 11, lines 27-29).

Claims 7 and 36:

Miner teaches the test execution logic 560 generates addresses for specified locations in a memory. Miner also teaches the test sequences within the test management logic 570 are configurable, and they can be configured with test parameters, provided by the test controller 580, to execute accesses to any memory 510, within any address range, to read or write any data pattern. (See col. 10, lines 31, 32, 45-54). Miner also teaches that the test execution logic 560 executes test parameters consisting of variables to prescribe a designated memory 510 for testing,

start address, address increment amount, data pattern to write, expected data pattern on a read... (See col. 11, lines 10 –18).

Claim 35:

Miner teaches the test sequences that are designed into the test management logic 570 can be configured with test parameters, provided by the test controller 580, to execute accesses to any memory 510, within any address range, to read or write any data pattern. In addition, a test sequence can be configured to repeat a specified number of times before it completes. (See col. 10, lines 49-56). Miner also teaches the test execution logic 560 compares actual data obtained on a read with the expected data pattern on a bit-by-bit basis. (See col. 11, lines 26-28).

Claims 12,13, 40, 41, 54 and 55:

Miner teaches that the result of each read, containing a bit-by-bit result, is provided to the test management logic 570 via bus 574. The result is placed in the result register 573 for retrieval by the test controller 580. (See col. 11, lines 28-31 and col. 10, lines 56-60).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Art Unit: 2133

2. Claims 2, 9, 15, 16, 19-21, 23, 25-27, 29, 31, 37, 39, 43, and 57 are rejected under 35 U.S.C. 103(a) as being unpatentable over Miner (US-6370661 B1).

Claim 16:

Miner teaches that test management logic 570 (bus slave controller (BSC)) receives test parameters (initiation signals) from the test controller 580 (processor) to execute access to any memory (accessing memories) via the test execution logic 560 (MTE) via bus 574. (Col. 10, lines 44-54). Miner teaches in Figure 5 a single BSC and MTE accessing a plurality of memories. Miner also teaches the test execution logic 560 (MTE) directly interfaces to the memories 510 and to the bus controller 530, thereby allowing the memories 510 to be tested at full speed (MTE to execute test operations on the memory). Miner further teaches the test execution logic 560 sends a test signal 565 to the bus unit 530 to preclude contention on the local bus 532, thus effectively disabling the bus unit during testing 530. (Col. 10, lines 12-15, col. 11, lines 21-24). It would have been obvious to one of ordinary skill in the art at the time the invention was made to repeat Miner's test management logic 570 (BSC) and test execution logic 560 (MTE) in Figure 5. The artisan would have been motivated to do so because it would enable Miner to test multiple banks of memories.

Claims 2:

Miner does not explicitly teach of a second memory test engine to test a second random access memory. However, it would have been obvious to one of ordinary skill in the art at the time the invention was made that the teaching of Miner can be duplicated

Art Unit: 2133

to include a second test execution logic and test management logic entities to perform a similar function.

Claims 9, 23 and 37:

Miner teaches the test execution logic 560 generates addresses for specified locations in a memory. Miner also teaches the test sequences within the test management logic 570 are configurable, and they can be configured with test parameters, provided by the test controller 580, to execute accesses to any memory 510, within any address range, to read or write any data pattern. (See col. 10, lines 31, 32, 45-54). Miner also teaches that the test execution logic 560 executes test parameters consisting of variables to prescribe a designated memory 510 for testing, start address, address increment amount, data pattern to write, expected data pattern on a read... (See col. 11, lines 10 –18). Miner does not explicitly disclose that the address is decremented, however, it would have been obvious to one of ordinary skill in the art at the time the invention was made that the configurable test sequences within the test management logic 570 that can access to any memory 510, within any address range, in an incrementing order can also decrement the address in testing the memory. The artisan would be motivated to do so since it is common practice in testing memories to decrement as well as increment the address locations.

Claim 19:

Miner teaches the test execution logic 560 executes test sequences of data patterns to write and expected data patterns to read. (See col. 10, lines 49-54, col. 11, lines 12-18).

Claim 20:

Miner teaches the test execution logic 560 compares actual data obtained on a read with the expected data pattern on a bit-by-bit basis. (See col. 11, lines 27-29).

Claim 21:

Miner teaches the test sequences that are designed into the test management logic 570 can be configured with test parameters, provided by the test controller 580, to execute accesses to any memory 510, within any address range, to read or write any data pattern. In addition, a test sequence can be configured to repeat a specified number of times before it completes. (See col. 10, lines 49-56). Miner also teaches the test execution logic 560 compares actual data obtained on a read with the expected data pattern on a bit-by-bit basis. (See col. 11, lines 26-28).

Claims 26 and 27:

Miner teaches that the result of each read, containing a bit-by-bit result, is provided to the test management logic 570 via bus 574. The result is placed in the result register 573 for retrieval by the test controller 580. (See col. 11, lines 28-31 and col. 10, lines 56-60).

Claims 15, 29, 43, 57:

Miner teaches the test execution logic 560 compares actual data obtained on a read with the expected data pattern. Any detected defects are represented by a mask bit (logical "1") and placed in the result register 573 for retrieval by the test controller 580. (See col. 11, lines 24-31, 44, 45). It would have been obvious to one of ordinary

Art Unit: 2133

skill in the art at the time the invention was made that the mask bit set in the result register alerts the test controller of the mismatch and alters operation.

Claim 31:

Miner does not explicitly teach of a plurality of memory test engines to test a random access memory. However, it would have been obvious to one of ordinary skill in the art at the time the invention was made that the teaching of Miner can be duplicated to include a plurality of test execution logic and test management logic entities to perform a similar function. The artisan would have been motivated to do so because duplicate parts for multiple effects depend on the necessity of time saving for testing the memories.

3. Claims 3 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Miner (US-6370661 B1) and further in view of Satoh (US-6501690 B2).

Claims 3 and 18:

Miner does not explicitly teach that the test execution logic performs testing concurrently. However, Miner does teach the test execution logic 560 generates addresses for specified locations in a memory. Miner also teaches the test sequences within the test management logic 570 are configurable, and they can be configured with test parameters, provided by the test controller 580, to execute accesses to any memory 510, within any address range, to read or write any data pattern. (See col. 10, lines 31, 32, 45-54). Miner also teaches that the test execution logic 560 executes test parameters consisting of variables to prescribe a designated memory 510 for testing,

Art Unit: 2133

start address, address increment amount, data pattern to write, expected data pattern on a read... (See col. 11, lines 10 –18). Satoh teaches of a method for diagnosing a memory array including a plurality of memory banks, which can independently read/write data by writing identical data in parallel. This method also reads out storage data and compares the data read out to the data that was written. According to the above method, the memory including the plurality of banks can be diagnosed at one time or concurrently. (See col. 1, 43-48, 54, 55). Satoh also teaches the memory diagnostic circuit controls the memory banks to collectively write data at one time, and the comparison circuit compares the written data and the data from the memory banks. In this structure, the plurality of memory banks can be diagnosed at one time. (See col. 2, lines 6-12). Also, in the memory diagnostic circuit 11 of this embodiment, the plurality of memories 14a to 14d, which are divided into four memory banks, can collectively be diagnosed at one time. (See col. 5, lines 65-67, col. 6, line 1). It would have been obvious to one of ordinary skill in the art at the time the invention was made to “reconfigure” the test sequences within the test management logic of Miner to test the memories concurrently in view of the teachings of Satoh. Specifically, the control logic within the test execution logic directly generates control signals over a memory control bus to select and control a specified memory. The artisan would have a motivation to do so because Miner suggests that the test controller can access many memories (see col. 10, lines 49-54) which would be more than one memory.

Art Unit: 2133

4. Claims 14, 28, 42, 56 are rejected under 35 U.S.C. 103(a) as being unpatentable over Miner (US-6370661 B1) and further in view of Chambers et al. (US-20020078408 A1).

Claims 14, 28, 42, 56:

Miner teaches that the test controller 580 generates a defect map and determine the correct way to repair the array. (Col. 10, lines 58-60). Chambers teaches of an error register which indicates that when errors exist, the computer system interrogates the error register at step 1120 and retrieves the stored contents of the read registers (step 1130). At this point, the test procedure terminates in a FAIL (step 1150). (Page 3, paragraph 32). It would have been obvious to one of ordinary skill in the art at the time the invention was made that to terminate the testing procedure upon encountering an error to create a defect map. The artisan would have been motivated when creating the defect map of Miner the test procedure would terminate in a fail as taught in Chambers.


Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to John J. Tabone, Jr. whose telephone number is (571) 272-3827. The examiner can normally be reached on M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert DeCady can be reached on (571) 272-3819. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2133

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).


John J. Tabone, Jr.
Examiner
Art Unit 2133



GUY J. LAMARRE
PRIMARY EXAMINER